

7.3 Structure and role of the processor part 1		Name:	 	
		Class:	 	
		Date:	 	
Time:	276 minutes			
Marks:	246 marks			
Comments:				

# Q1.

Employees at a bank use client computers to access data that is stored on a database server.

The database server uses software to query and modify data stored in a database on hard disk drives. It returns the results of these queries to the clients over the bank's computer network.

The performance of the system is unsatisfactory: the time-delay between a client sending a query to the server and the client receiving the results is unacceptably long.

Explain how the performance of the system might be improved. You should consider the following factors that might be affecting the performance:

- the hardware of the server
- the design of the computer network
- the database and software running on the server.

In your answer you will be assessed on your ability to follow a line of reasoning to produce a coherent, relevant and structured response.

#### (Total 12 marks)

#### Q2.

The table below shows the standard AQA assembly language instruction set. This should be used to answer question parts (a) and (b).

	LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d.</memory>	
	STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location specified by <memory ref="">.</memory>	
E	ADD Rd, Rn, <operand2></operand2>	Add the value specified in <operand2> to the value in register n and store the result in register d.</operand2>	ICE
	SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <operand2> from the value in register n and store the result in register d.</operand2>	
	MOV Rd, <operand2></operand2>	Copy the value specified by <operand2> into register d.</operand2>	
	CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value specified by <operand2>.</operand2>	
	B <label></label>	Always branch to the instruction at position <label> in the program.</label>	
	B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.</condition></label>	
		Possible values for <condition> and their</condition>	

	meanings are:
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.</operand2>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2>
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2>
HALT	Stops the execution of the program.

Labels: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction. Interpretation of <operand2>

<operand2> can be interpreted in two different ways, depending on whether the first
character is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25.
- Rm use the value stored in register m, eg R6 means use the value stored in register
   6.

The available general purpose registers that the programmer can use are numbered 0 to 12.

(a) **Figure 1** shows an incomplete assembly language program. The intended purpose of the code is to count from 1 to 10 inclusive, writing the values to memory location 17, which is used to control a motor.

Complete the code in **Figure 1**. You may not need to use all four lines for your solution and you should not write more than one instruction per line.

#### Figure 1

	startloop:	MOV R0, #1	
		STR R0, 17	
	endloop:		
		HALT	(4)
(b)	R1 contains the decimal value instruction below is executed?	7. What value will be contained	in R1 after the
Q3.			(1) (Total 5 marks)
Expl	ain the difference between direc	ct addressing and immediate add	dressing.
EX		ERS PRAC	TICE (Total 1 mark)

# Q4.

The following registers, listed in no particular order, are used in the Fetch-Execute cycle:

- Current Instruction Register (CIR)
- Memory Address Register (MAR)
- Memory Buffer Register (MBR)
- Program Counter (PC)
- Status Register (SR)

Describe, using full sentences, the steps involved in the Fetch-Execute cycle.

Your description should cover the fetch, decode and execute stages of the cycle and should include an explanation of how the registers listed above are used.

You may use the abbreviations given above for the register names in your response, for example PC for Program Counter.

In your answer you will be assessed on your ability to use good English and to organise your answers clearly in complete sentences, using specialist vocabulary where appropriate.

(Total 8 marks)

#### Q5.



					·			
·								<u> </u>
Using the a	ssembly lan	quage instr	uction CMP	R2. R3 <b>R</b> 3		the ter	m opc	ode
Using the a	ssembly lan	guage instr	ruction CMP	R2,R3 <b>e</b> )	xplain t	the ter	m opc	ode.
Using the a	ssembly lan	guage instr	UCTION CMP	R2,R3 <b>e</b> ;	xplain t	the ter	m opc	ode.
Using the a	ssembly lan	guage instr	ruction CMP	R2,R3 <b>e</b> 2	xplain t	the ter	m opc	ode.
Using the a	ssembly lan	guage instr	Puction CMP	R2,R3 <b>6</b> ;	xplain t	the tern	m opc	ode.

Instructions that can be used in question parts (e) and (f)

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d.</memory>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location specified by <memory ref="">.</memory>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in $< pressure 2 > to the value in register n and store the result in register d.$
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <operand2> from the value in register n and store the result in register d.</operand2>
MOV Rd, <operand2></operand2>	Copy the value specified by <operand2> into register d.</operand2>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value specified by <operand2>.</operand2>
B <label></label>	Always branch to the instruction at position <label> in the program.</label>
B <condition> <label></label></condition>	Conditionally branch to the instruction at position <label> in</label>

	<pre>the program if the last comparison met the criteria specified by the <condition>. Possible values for <condition> and their meaning are:     EQ: Equal to.     NE: Not equal to.     GT: Greater than.     LT: Less than.</condition></condition></pre>
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical exclusive or (XOR) operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.</operand2>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2>
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2>
HALT	Stops the execution of the program.

<operand2> can be interpreted in two different ways, depending upon whether the first
symbol is a # or an R:

- # Use the decimal value specified after the #, eg #25 means use the decimal value 25.
- Rm Use the value stored in register m, eg R6 means use the value stored in register 6.

The available general purpose registers that the programmer can use are numbered 0 to 12.

(e) Explain what immediate addressing is **and** write an example of the use of the MOV assembly language instruction, from the table above, that uses immediate addressing.

(f) Below is a block of program code, written in a high-level language.

```
IF X = 5
THEN B \leftarrow 10
END IF
```

Write a sequence of assembly-language instructions that would perform the same operations as the program code above. Assume that register R1 currently stores the value associated with X, register R2 stores the value currently associated with B and that register R3 is available for general use, if necessary.



#### Q7.

The diagram below shows some of the registers used in the fetch-execute cycle of a simple processor and the contents of a small section of main memory that it is connected to by the system bus (++).

# EXAM PAPERS PRACTICE

Processor				
PC	0001		Memory Address (in binary)	Main Memory Contents (in binary)
MAR			0000	00010101
MBR			0001	00100100
CIR		$\leftrightarrow$	0010	01000011
ACC	0000000		0011	0000000
STATUS			0100	0000011
			0101	0000000

OPCODE	INSTRUCTION	DESCRIPTION
0001	LOAD	Load the contents of the provided memory location into the accumulator
0010	ADD	Add the contents of the provided memory location to the current contents of the accumulator, storing the result in the accumulator
0100	STORE	Copy the contents of the accumulator into the provided memory location
		DEDC DDACTICE

(a) In the diagram above the first 4 bits of an instruction represent the opcode and give the type of instruction to be executed.

What name is given to the second 4 bits of an instruction?

(1)

(b) (i) Currently the value in the Program Counter (PC) is example 0001.

Complete the table below by writing the values, expressed in binary, in the following registers after completing the fetch part of the fetch-execute cycle.

Register	Value
PC	
MAR	

			MBR								
	(ii)	Describe	what will ł	nappen	during th	e decod	le and e	execute p	part of the	e cycle.	(3)
											(3)
(c)	Wha	at would be	e the outco	me of e	executing	the inst	ruction	0100001	1?		-
			F		Ē	3	ł				-
0.0			L							(Total 8	(1) marks)
An ir	ntegra Wha	ted circuit at would b	manufactu e the direc	irer is lo t consec	ooking to quence o	develop n potent	a new tial perf	processo	or.	E	
	incre	easing the	width of th	e data t	ous?						
	incre	easing the	width of th	e addre	ess bus?						-
	incre	easing the	clock spee	ed?							-
(b)	A co	ompany ha	as designe	d a new	peripher	al and is	s devel	oping the	e I / O cor	troller for	(3)
	it. (i)	What do	we mean	by the te	erm perip	heral?					

	(ii)	The I / O controller is an electronic circuit consisting of three parts. One of these parts is known as the I / O port.	
		What is the role of the I / O port?	
	(iii)	Describe another part of the I / O controller.	1)
		(	(1)
	(iv)	Peripheral devices are not directly connected to the processor but make use of the system bus. Give <b>two</b> reasons why it is <b>not</b> sensible to connect peripherals directly to the processor. Reason 1	
		(Total 8 marks	(2) s)
	AI	M PAPERS PRACTICE	
(a)	State fetch	e the full names of <b>two</b> of the special purpose registers that are used in the part of the fetch-execute cycle.	
	Regi	ster 1	
	Regi	ster 2	(2)

(1)

(b) **Figure 1** below is an incomplete diagram of the fetch-execute cycle.

Describe the missing steps 1, 2b and 4 using either register transfer notation or a written description. Steps 2a and 2b occur at the same time.

Figure 1

		Step 1	
		<b>Step 2a:</b> PC ← [PC] + 1	
	2	Step 2b	
	$  \downarrow \rangle$		
	3	Step 3: CIR ← [MBR]	
		Step 4	
	5	Step 5: Execute Instruction	
			(3)
			(Total 5 marks)
0.			
A so	hool robotics of an advert in a	club has recently purchased a robotics kit after the teacher in magazine. The advert is reproduced below	n charge
541			



Q10.



(a) Using the XMODEM protocol, students at the robotics club can copy a RobotC program prepared on a desktop computer to the robot.

What is meant by the term *protocol*?

	oreter.			
How does a	high level langu	Jage interpreter	' work?	
		_	_	
The robot p computer, b	rocessor is diffe ut it still follows	rent in some wa the stored prog	ay <mark>s from a proces</mark> ram concept.	ssor in a desktop
What is me	nt by the term s	stored program	CONCEDI	
What is me	ant by the term s	stored program		
What is me	ant by the term s	stored program		

The motor driver uses memory locations to store the current speed of each motor. The left motor speed is stored in memory location 21 and the right motor speed is stored in memory location 22.

The following set of three assembly language instructions can be used to take basic

#### control of the motors:

- LOAD XX load a value from memory location XX into the accumulator
- ADD XX add the value stored in memory location XX to the accumulator
- STORE XX store the value in the accumulator in memory location XX

Selecting from the set of three instructions above, write a sequence of instructions that will swap the current left motor speed with the current right motor speed. Your program may use memory location 23 for temporary storage.

Th tha	ne students develop a program that can sort coloured balls into piles but it is found at the program is not very effective.
Wi su rel	th regards to touch and vision, state <b>three</b> factors why a robot may find a task, ch as sorting coloured balls, a hard task whereas for a 4-year-old child it is a atively easy one.
Fa	ctor 1
Fa	CONTRACTICE PAPERS PRACTICE
–– Fa	ctor 3
The	robot identifies the colour of the balls using a digital still camera component.
	Describe the principles of operation of a digital still compra

(ii) The digital still camera component can take high resolution images but the students have chosen to program it to take low resolution images instead.

Give a reason why the students might have only used a low resolution.

(1) (Total 16 marks)

(2)

#### Q11.

The data bus, control bus and address bus are three important parts of a modern computer.

(a) In this context, explain what is meant by the term bus.

(b) Fill in the gaps in the paragraph below. The data bus can be used to transfer data and \_\_\_\_\_\_ between the main memory and the processor. The control bus carries control signals. An example of a control signal is \_\_\_\_\_\_

(c) **Figure 1** shows some of the internal components of a computer system.

Figure 1





On **Figure 1** label the following components.

Processor, Keyboard controller, Graphics controller

Draw **all** the connections between the address bus and the components. Make sure that you **clearly** show the direction of each connection.



(5) (Total 9 marks)

# Q12.

- (a) A machine code instruction can be split into an opcode part and an operand part.
  - (i) What does an opcode represent?



- (ii) What does an operand represent?
- (b) State **two** advantages of writing a program in assembly language over writing a program in machine code.

Advantage 1:	 	 	 	 
Advantage 2:	 	 	 	 

(1)

# Q13.

The following registers are used in the Fetch-Execute cycle:

- Current Instruction Register (CIR)
- Memory Address Register (MAR)
- Memory Buffer Register (MBR)
- Program Counter (PC)
- Status Register (SR)

Describe, **using full sentences**, the steps involved in the Fetch-Execute cycle, making reference to how the registers above are used. Your description should cover the fetch, decode and execute phases of the cycle. You may use the abbreviations given above for the register names in your response; for example PC for Program Counter.

In your answer you will be assessed on your ability to use good English and to organise your answer clearly in complete sentences, using specialist vocabulary where appropriate.



#### Q14.

The diagram below shows program code developed using different generations of programming languages.

```
Program 1 (with comments)
```

```
//Calculate
FirstVar := 47;
SecondVar := FirstVar + 2;
FourthVar := ThirdVar;
```

#### Program 2 (with comments)

```
AB2F ; Load value 2F into accumulator
BC5D ; Store contents of accumulator at address 5D
E402 ; Add value 2 to accumulator
BCFF ; Store contents of accumulator at address FF
AC61 ; Load accumulator with contents of address 61
BC4A ; Store contents of accumulator at address 4A
```

(a) What generation of programming language was used to write **Program 1**?

)	Мас	chine code can be represented in different numeric formats.
	(i)	Which numeric format is used by the machine code program in <b>Program 2</b> ?
	(ii)	State <b>one</b> reason for using this format.
	(iiii)	The machine for which <b>Program 2</b> has been written has limited addressing
	· · /	
X	Α	Capability. What are the lowest and highest memory addresses that can be addressed by this machine?
X	A	Capability. What are the lowest and highest memory addresses that can be addressed by this machine? Lowest address:
X	Α	Capability. What are the lowest and highest memory addresses that can be addressed by this machine? Lowest address:
c)	Give in a	Capability. What are the lowest and highest memory addresses that can be addressed by this machine? Lowest address: Highest address: e an example of a situation for which it would be appropriate to write a program low level language (ie machine code or assembly language).
C)	Give in a	Capability. What are the lowest and highest memory addresses that can be addressed by this machine? Lowest address:



(a) Provide the full names for the components numbered 1 to 3 in the diagram above

by completing the table below.

Component Number	Component Name
1	
2	
3	

(3)

(1)

- (b) What is the role of the Control Unit?
- (c) State the full name of the processor component that would perform subtraction and comparison operations.



#### Q16.

Figure 1 and Figure 2 show different versions of the same program.

Figure 1				Figure 2			
(x)	(y)	(z)		(x)	(y)	(z)	
200 201 202 203	LOAD ADD ADD STORE	7 3 6 255		200 201 202 203	01010110 11010000 11010000 11110000	00000111 00000011 00000110 11111111	



(a) Suggest names for the components numbered **1** to **5** in diagram above by

completing the table below.

Number	Component Name
1	
2	
3	
4	
5	

(5)

(1)

(b) In the first step of the Fetch-Execute Cycle the contents of the Program Counter arecopied into another register

State the full name of this register.

- (c) An item of data or an instruction fetched into the processor is initially loaded into a register.
   State the full name of this register.
- (d) Modern computers often have a 64-bit address bus.



(1) (Total 8 marks)

# Q18.

The internal components of a computer system are connected together by three buses.

(a) State the name of the only unidirectional bus.

(1)

(b) If a computer has a 32-bit address bus, of 32 lines, it can access **4 gigabytes** of main memory for all forms of internal use.

How many additional lines does the address bus need for it to be capable of addressing up to **8 gigabytes** of main memory? Write your answer in the box below.



Α

В\_\_\_

С

(c) The diagram below shows how components of a computer system can be connected.





Some of the assembly language instructions supported by a simple microprocessor are:

Assembly Language
STORE
LOAD
ADD

Examples of the use of these assembly language instructions are:

STORE	5	Copy the contents of the accumulator into memory location 5
-------	---	---

(4)

(Total 6 marks)

LOAD	5	Copy the contents of memory location 5 into the accumulator
ADD	2	Add the contents of memory location 2 to the current contents of the accumulator, storing the result in the accumulator

(a) Write into the table below the opcode and the operand parts of the following instruction.



(1)

(b) Write an assembly language program, using the instructions given above, that adds the contents of memory locations 7, 8 and 3, storing the answer in memory location 21.



# EXAM PAPERS PRACTICE

The diagram below shows the processor registers and busses that are used during the fetch part of the fetch-execute cycle, together with the main memory. The values stored in memory locations 0 to 6 in the main memory are machine code instructions.



(a) Name the components that are labelled with the numbers 1 to 4. In the case of register names, the full names must be stated.

Number	Component Name
0	
0	
€	
4	

- (b) Explain what happens during the decode and execute stages of the fetch-execute cycle.
- (c) The machine code instructions in the main memory in the diagram above are shown in binary. When programmers look at machine code instructions they usually prefer to view them in hexadecimal.
- State one reason why this is the case.
- (1)

(1)

- (d) The machine code instructions in the main memory in the diagram above were produced when an assembly language program was translated into machine code.
  - (i) What type of program translator was used to do this?
  - (ii) Most computer programs are initially written in an imperative high level language rather than assembly language.

Explain why this is the case.



# Q21.

The figure below shows the fetch-execute cycle. Steps 2a and 2b occur at the same time.



(a) State the full names of **two** of the special purpose registers that are used in the fetch part of the fetch-execute cycle.

Register 1: \_\_\_\_\_

Register 2:			
5 =			

(2)

(b) Explain the role of the address bus, data bus and main memory during Steps 1 and 2b.

(2)

- (c) Give **one** reason why Steps 2a and 2b are able to occur at the same time.
- (1) (Total 5 marks)

# Q22.

A single accumulator microprocessor supports the assembly language instructions:

	LOAD	memory reference	
	ADD Storf	memory reference	
An example instruct	on is:		
which would copy th register.	e contents of the	LOAD 4 referenced memory location 4 into the accumulator	
(a) (i) Identify w opcode l	which part of the in by writing the word	nstruction is the <i>operand</i> and which part is the rds operand and opcode in the two boxes below.	
EXAM		CE	(1)
(ii) The accu What is : 	Imulator is a gene a <i>register</i> ?	eral purpose register.	(1)
(b) Using the give program that a storing the res	en assembly langu dds together the v ulting total in men	uage instructions, write an assembly language values stored in memory locations 12 and 13, mory location 14.	









(1)

(1)

(1)

(1)

(i) What will be the contents of location 189 in **binary**?

Use the grid for rough working.

L	•	•	•	•	

- (ii) What will be the contents of location 190 in denary?
- (c) Colour images can also be encoded as bitmaps.
  - (i) Explain how the colour of each pixel is encoded.

# EXAM PAPERS PRACTICE

- (ii) How many bits are required to store each pixel for a 256-colour image?
- (d) The image in **Figure 3** was created with a vector graphics program.

#### Figure 3



# Q24.

The diagram below shows the fetch-execute cycle. Some of the steps have been described.

(a) Describe the missing steps 1, 2b and 4 using either register transfer notation or a written description. Steps 2a and 2b occur at the same time.

		Step 1:	
		$3$ $Step 3: CIR \leftarrow [MBR]$ $(Transfer contents of Memory Buffer Regis)$ $Current Instruction Register)$ $Step 4:$	ter into
<b>EX</b> (b)	A Wh the	5 Step 5: Execute Instruction APERS PRACTICE at would be the effect on the performance of the computer system of increasing	(3)
	(i) (ii)	width of the data bus?	
	(iii)	clock speed?	

### Q25.

(a) The high-level language statement

A := B + 5

is to be written in assembly language.

Complete the following assembly language statements, which are to be the equivalent of the above high level language statement. The Load and Store instructions imply the use of the accumulator register.



The Fetch-Execute cycle can be described in register-transfer language as follows:

MAR← [PC]

 $PC \leftarrow [PC] + 1; MBR \leftarrow [Memory]_{addressed}$ 

CIR← [MBR]

[CIR] decoded and executed

where [] means contents of.

Describe the Fetch-Execute cycle in your own words.



#### Q27.

Figure 1 and Figure 2 show two different versions of a small section of a program.

#### Figure 1

Figure 2

				(a	) Main me	emory
	Load	113,	R1	10	) 10000000	01110001
	Load	114,	R2	10	10000001	01110010
	Load	115,	R3	10	2 10000010	01110011
	Add	R1,	R2	10	3 11110000	0000000
	Add	R3,	R2	10-	1 11110011	0000000
	Store	R2,	160	10.	5 00010001	10100000
EX/	End			10	5 00000000	0000000

(a) In **Figure 2** the label is missing from the column showing 100 to 106.

What should this label be?
----------------------------

(b) What generation of programming language is shown in Figure 1?

(1)

(1)

(1)

- (c) The code as written by the programmer is shown in **Figure 1**. A translator program is needed to produce a version of the code the processor can execute.
  - (i) What is this translator program called?

(ii) Following the translation process various outputs will be produced. One output from this translation is the machine code executable file.

Name one other possible output \_\_\_\_\_

(d) Many digital computers operate on the stored program concept.

Explain the stored program concept.

(1)

#### Q28.

A computer system has the following assembly code instructions that you are to use in this question:

	Label	Opcode	Operand (s)	Description
		AND	#nn	Logical AND the accumulator with hexadecimal value nn
		OR	#nn	Logical OR the accumulator with hexadecimal value nn
		LD	nnnn	Load contents of hexadecimal address nnnn into the accumulator
E,	XΔI	D	label	Load contents of labelled memory into the accumulator
		ST	nnnn	Store contents of the accumulator into hexadecimal address nnnn
		ST	label	Store contents of the accumulator into labelled memory
		ADD	#nn	Add the hexadecimal value nn to the accumulator
		ADD	nnnn	Add the contents of hexadecimal address nnnn to the accumulator
		MUL	#nn	Multiply the accumulator by the hexadecimal value nn
		MUL	nnnn	Multiply the accumulator by the contents of the hexadecimal address nnnn
		СМР	#nn	Compare the accumulator with hexadecimal value nn
		CMP	label	Compare the accumulator with the contents of the labelled memory

JP	label	Jump unconditionally to the label
JE	label	Jump to the label if the result of a compare shows the accumulator to be equal to the operand
JNE	label	Jump to the label if the result of a compare shows the accumulator not to be equal to the operand
JG	label	Jump to the label if the result of a compare shows the accumulator to be greater than the operand
JGE	label	Jump to the label if the result of a compare shows the accumulator to be greater than or equal to the operand
JL	label	Jump to the label if the result of a compare shows the accumulator to be less than the operand
JLE	label	Jump to the label if the result of a compare shows the accumulator to be less than or equal to the operand

(a) Give **two** reasons why some software is still developed in an assembly language.



(b) Give **one** reason why the majority of software is no longer developed using assembly language.



#### Q29.

You want to improve the performance of your PC by upgrading certain components, whilst retaining the same motherboard.

What upgraded/additional components would bring about the following improvements? Your components for parts (a), (b) and (c) **must** be different.

(a) Increasing the speed at which application programs are executed.

Component:	 	 	 
Explanation:	 	 	 

(2)

(b) Avoiding the need to continually archive picture and music files to CD storage.

Evolution:			
Having several ad	ditional devices connec	ted at the same t	ime to your compute
Ear avample a dia	iital camera and memo	y card reader.	, , , , , , , , , , , , , , , , , , ,
For example, a dig			
Component:			
Component:			

# Q30.

The figure below shows an incomplete diagram of a typical computer system architecture.



	Address bus	
	RAM ROM Processor System Clock	
4	Image: Scanner	
	Data bus	
N	Parallel interface	
	Magnetic Disk	
	Storage J Disk Controller	
(a)	Two of the components shown in the figure for a typical PC, are the RAM and the Magnetic Disk Storage. Select from the list below a typical specification value for each component.	
	300 GB 2 MHz 1 GB 128 kbps 3.0 MHz	
	(i) RAM	(4)
	(ii) Magnetic Disk Storage	(1)
(b)	A third bus has been omitted from the diagram in the figure above.	
	Name this bus	(4)
(c)	Explain why the data bus is bi-directional, but the address bus is one-way only.	(1)

(d)	The processor performs different types of operations; for example, arithmetic operations.
	Name one other type of operation.
(e)	Explain the stored program concept
	(Total 0 mr
<b>1.</b> A pre	cessor contains an Arithmetic Logic Unit, a control unit and a number of registers.
(a)	What is the function of the Arithmetic Logic Unit?
(b)	What is the function of the control unit? PRACTICE
(c)	Registers may be general purpose or special purpose. Name <b>three</b> special purpose registers (do not use abbreviations).
(c)	Registers may be general purpose or special purpose. Name <b>three</b> special purpose registers (do not use abbreviations).

Q32.



As part of the fetch-execute cycle of a computer system the processor has to fetch the next instruction. The figure above shows the main components used. They are used in the sequence 1, 2, 3, 4, 5, 6 to fetch the next instruction. Name the components by completing the table below.

	Compone	ent	Name	
	1		Program Counter	
	2			
	3	-		
	4			
	5			
XA	6	ρ	<b>PERS PRACT</b>	ICE

#### (Total 5 marks)

(1)

#### Q33.

A computer system has a clock speed of 1 GHz, a 16-bit data bus and a 24-bit address bus. What would be the precise effect of

(a) increasing the clock speed to 2 GHz?

(b) increasing the size of the data bus to 32 bits?

(c) increasing the width of the address bus to 32 bits?



#### Q34.

Figure 1 and Figure 2 below show two versions of the same program.

	Figure	1	(C)	Figure 2
Move	#45,	R0	100	00101000 00101101
Move	#4,	R1	101	00101001 00000100
Move	#96,	R2	102	00101010 01100000
Add	R2,	R1	103	10100001 00000000
Add	R1,	R0	104	10100000 00000000
				<u></u>



(b) What generation of programming language is shown in Figure 2?

(1)

(1)

(1)

- (c) What would be a suitable heading for the column labelled (c) in Figure 2?
- (1)

(1)

- (d) What software will be needed to translate the program code shown in **Figure 1** to the program code shown in **Figure 2**?
- (e) What is the relationship between the program instructions shown in **Figure 1**

In addition to (d) produce?	o the executa	ble file, wh	at output cou	ld the softwa	are referred to	o in part

#### Q35.

The fetch execute cycle may be described as:



(a) Name **four** registers that are used in the Fetch Decode part of the cycle.

	4	
)	(i)	What additional steps would be required if the computer system had an interrupt mechanism?
	(ii)	Where would they be placed in the above cycle?

